(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 5 June 2003 (05.06.2003)

PCT

(10) International Publication Number WO 03/046965 A1

(51) International Patent Classification7:

(21) International Application Number: PCT/US01/44563

(22) International Filing Date:

28 November 2001 (28.11.2001)

(25) Filing Language:

English

H01L 21/20

(26) Publication Language:

English

- (71) Applicant: THE TRUSTEES OF COLUMBIA UNI-VERSITY IN THE CITY OF NEW YORK [US/US]; 116th Street and Broadway, New York, NY 10027 (US).
- (72) Inventor: IM, James, S.; Apartment 74, 520 West 114th Street, New York, NY 10025 (US).
- (74) Agents: TANG, Henry et al.; Baker Botts L.L.P., 30 Rockefeller Plaza, New York, NY 10012-0228 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

100

(54) Title: SPECIALIZED SUBSTRATES FOR USE IN SEQUENTIAL LATERAL SOLIDIFICATION PROCESSING



(57) Abstract: Substrates having modified effective thermal conductivity for use in the sequential lateral solidification process are disclosed. In one arrangement, a substrate includes a glass base layer, a low conductivity layer formed adjacent to a surface of the base layer, a high conductivity layer formed adjacent to the low conductivity layer, a silicon compound layer formed adjacent to the high conductivity layer, and a silicon layer formed on the silicon compound layer. In an alternative arrangement, the substrate includes an internal subsurface melting layer which will act as a heat reservoir during subsequent sequential lateral solidification processing.

03/046965 A1

SPECIALIZED SUBSTRATES FOR USE IN SEQUENTIAL LATERAL SOLIDIFICATION PROCESSING

SPECIFICATION

BACKGROUND OF THE INVENTION

5 I. Field of the invention.

10

15

20

25

The present invention relates to techniques for processing of semiconductor films, and more particularly to techniques for processing semiconductor films on glass or other substrates.

II. Description of the related art.

Techniques for fabricating large grained single crystal or polycrystalline silicon thin films using sequential lateral solidification are known in the art. For example, in U.S. Patent Application Serial No. 09/390,537, the contents of which are incorporated by reference herein and which application is assigned to the common assignee of the present application, particularly advantageous apparatus and methods for growing large grained polycrystalline or single crystal silicon structures using energy-controllable laser pulses and small-scale translation of a silicon sample to implement sequential lateral solidification are disclosed. Using the sequential lateral solidification technique, low defect density crystalline silicon films can be produced on those substrates that do not permit epitaxial regrowth, upon which high performance microelectronic devices can be fabricated.

The effectiveness with which sequential lateral solidification can be implemented depends on several factors, the most important of which corresponds to the length of lateral crystal growth achieved per laser pulse. Such lateral crystal growth depends on several parameters, including the duration of the laser pulses, film thickness, substrate temperature at the point of laser pulse irradiation, the energy density of the laser pulse incident on the substrate, and the effective thermal conductivity of the substrate.

WO 03/046965 PCT/US01/44563

In particular, if all other factors are kept constant, reducing the thermal conductivity of the substrate will have the effect of increasing lateral crystal growth.

While there have been attempts to utilize low thermal conductivity materials, such as porous glass, in connection with sequential lateral solidification for the purpose of enhancing lateral crystal growth, such attempts have not achieved commercially viable results. For example, when a porous glass layer is used under a silicon film in the sequential lateral solidification process densification, and subsequent physical distortion, of such glass has been observed. Accordingly, there exists a need in the art for a technique for fabricating substrates having a modified effective thermal conductivity in order to optimize the sequential lateral solidification process.

5

10

15

20

25

30

SUMMARY OF THE INVENTION

An object of the present invention is to provide substrates having modified effective thermal conductivity which can be later used in an optimized sequential lateral solidification process.

A further object of the present invention is to provide substrates having modified effective thermal conductivity.

Still a further object of the present invention is to provide substrates having a directionally optimized effective thermal conductivity.

Yet a further object of the present invention is to provide multi layer substrates where one or more of the subsurface layers act as a heat reservoir in order to optimize the effective thermal characteristics of the substrate.

In order to achieve these objectives as well as others that will become apparent with reference to the following specification, the present invention provides a substrate having modified effective thermal conductivity for use in the sequential lateral solidification process. The substrate includes a base layer, e.g., glass, a low conductivity layer formed adjacent to a surface of the base layer, a high conductivity layer formed adjacent to the low conductivity layer, and a silicon layer formed on the high conductivity layer.

In a preferred arrangement, the low conductivity layer is porous glass, and is in the range of 5,000 Angstroms to 2 microns thick. The high conductivity layer may

10

15

25



be a metal, and should be sufficiently thin so as to not increase the overall vertical conductivity of the substrate, preferably in the range of 50 to 5,000 Angstroms thick.

An intermediate silicon compound layer is preferably formed between the silicon layer and the high conductivity layer. The silicon compound may be silicon dioxide, and should be sufficiently thick to prevent diffusion of impurities from the high conductivity layer. It is preferred that the silicon compound layer is in the range of 200 to 2,000 Angstroms thick.

In an alternative arrangement, the present invention provides a substrate having modified effective thermal conductivity for use in the sequential lateral solidification process, wherein the high conductivity layer is replaced by an internal subsurface melting layer. In this arrangement, the substrate includes a base layer, a low conductivity layer formed adjacent to the base layer, a subsurface melting layer having a melting point which is less than that of silicon and formed adjacent to the low conductivity layer, a silicon compound layer formed adjacent to the subsurface melting layer, and silicon layer formed on the silicon compound layer.

The accompanying drawings, which are incorporated and constitute part of this disclosure, illustrate a preferred embodiment of the invention and serve to explain the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of a substrate in accordance with a preferred embodiment of the present invention;

Fig. 2 is an illustrative diagram showing lateral solidification of silicon;

Figs. 3a and b are graphs showing the relationship between the temperature of solidifying silicon and the position of such silicon around a liquid to solid interface; and

Fig. 4 is a schematic diagram of a substrate in accordance with a second preferred embodiment of the present invention.

10

15

20

25

30

DESCRIPTION OF PREFERRED EMBODIMENTS

Referring to Fig. 1, a preferred embodiment of the present invention will be described. As shown in Fig. 1, the substrate 100 includes a bulk glass plate layer 110, a low conductivity layer 120, a high conductivity layer 130, a silicon dioxide layer 130 and a semiconducting film layer 150. The multilayer structure of substrate 100 may be fabricated by any combination of thin film formation techniques, such as physical or chemical vapor deposition, electrochemical deposition, or spin coating.

The low conductivity layer 120 may be porous glass or a polymer film layer. In addition, the layer 120 must have a conductivity which is less than the glass plate 110 and sufficiently thick so that the glass plate layer 110 will not participate when the substrate 100 is used in later processing. Layer 120 will be in the order of 5,000 Angstroms to 2 microns thick.

The high conductivity layer 130 may be a metallic layer such as copper or aluminum. The high conductivity layer must have a conductivity which is greater than that of the glass plate 110, and sufficiently thin so as to not increase the overall vertical conductivity of the substrate 100, i.e., conductivity in the direction which crosses layers 110, 120, 130, 140, 150. Typically, layer 130 will be in the order of 50 to 5,000 Angstroms thick.

The silicon dioxide layer 140 should be sufficiently thick to prevent potential diffusion of unwanted impurities from the underlying layer 130 to the silicon cap 150. The Layer 140 will be in the order of 200 to 2,000 Angstroms thick. Alternatively, the layer 140 may be fabricated from silicon nitride or a mixture of silicon dioxide and silicon nitride.

Alternatively, the high conductivity layer 130 may be formed from a material which is electrically and chemically compatible with the semiconducting film layer 150, such as diamond. In this case, the silicon dioxide layer 140 may be omitted, with the semiconducting film layer 150 formed directly on the high conductivity layer 130.

Finally, the top semiconducting film layer may be either be amorphous, microcrystalline or polycrystalline silicon, or a mixture thereof. Typically, layer 150 will be in the order of 200 to 2,000 Angstroms thick.

10

15

20

25

30

When fabricated as described above, the substrate 100 will exhibit either a reduced overall effective thermal conductivity, or a reduced effective thermal conductivity in the vertical direction. Having such a modified thermal conductivity, the substrate 100 is highly useful in order to improve lateral crystal growth in the lateral solidification process, as will be now described.

Referring next to Fig. 2, the lateral solidification of silicon in accordance with the above-noted sequential lateral solidification technique is illustrated. Fig. 2 represents a cross sectional view of the silicon film 150 as it may appear during lateral solidification, with liquid silicon 210 solidifying into crystalline silicon 220 at a velocity Vg. As the liquid silicon solidifies through the motion of the interface 230, latent heat is released at the interface 230 due to reduction in enthalpy associated with the liquid to solid transition. The lateral solidification will continue along moving boundary 230 until either impingement of the interface with another similar interface, or until nucleation.

Referring next to Fig. 3a, a graphs showing the relationship between the temperature of solidifying silicon and the position of such silicon around a liquid to solid interface is shown, where T_{bulk} represents the temperature of the bulk liquid silicon as it cools, T_{int} represents the temperature of the silicon as the interface 230, and T_{mp} represents the melting temperature of silicon. As those skilled in the art will appreciate, the temperature of T_{int} will impact the growth rate of the forming crystal, with a lower temperature leading to a faster growth rate. Likewise, when T_{bulk} reaches a certain temperature range, random nucleation will commence, ceasing the crystal growth process.

Referring to Fig. 3b, two possible temperature profiles for solidifying silicon are shown, at a time t after laser irradiation. The temperature profile 310 represents a poor temperature profile, as the high interface temperature will cause slow lateral solidification, and the low temperature in the region away from the interface 230 will cause the temperature of those regions of liquid silicon to drop below the nucleation temperature range, ΔT_N . In contrast the temperature profile 320 represents a optimal temperature profile, with a lower interface temperature causing more rapid lateral solidification, and a less cooling in the liquid silicon away from the interface 230 such

WO 03/046965 PCT/US01/44563

that the temperature remains above the nucleation temperature range for a loner time.

Referring next to Fig. 4, a substrate in accordance with a second preferred embodiment of the present invention is now described. As shown in Fig. 4, the substrate 400 includes a bulk glass plate layer 410, a low conductivity layer 420, a subsurface melting layer 430, a silicon dioxide layer 430 and a semiconductor layer 450 made from a predetermined semiconductor material. The low conductivity layer 420, a silicon dioxide layer 430 and semiconductor layer 450 may be fabricated as described above in connection with substrate 100 by any combination of thin film formation techniques, such as physical or chemical vapor deposition, electrochemical deposition, or spin coating.

5

10

15

20

25

30

The subsurface melting layer 430 must have a melting point which is less than or equal to that of the predetermined semiconductor material, and preferably should exhibit an increased conductivity after melting. In addition, it is highly preferable to use a material having a high latent heat for the melting layer 430, such as a Silicon Germanium alloy. A 1000 Angstrom thick layer of Silicon Germanium alloy would be suitable for melting layer 430. Alternatively, an approximately 1000 Angstrom thick layer of certain metals such as Aluminum or Copper could be used for melting layer 430.

When fabricated as described above, the substrate 400 will exhibit either a reduced overall effective thermal conductivity, or a reduced effective thermal conductivity in the vertical direction. When used in the sequential lateral solidification process, the melting layer 430 will partially or completely melt, thereby storing heat. Later, as the melting layer solidifies, heat will be released through the phase transformation from liquid to solid, thereby preventing rapid cooling of the overlying silicon layer 450, and delaying nucleation. Thus, as shown in Fig. 3b, the solidification of the melting layer 430 will have the effect of moving the temperature profile of the solidifying silicon layer up from profile 310 to profile 320 in the regions away from the boundary 230. With such a modified thermal conductivity, the substrate 400 is likewise highly useful in order to improve lateral crystal growth in the lateral solidification process.

The foregoing merely illustrates the principles of the invention. Various modifications and alterations to the described embodiments will be apparent to those

WO 03/046965 PCT/US01/44563

skilled in the art in view of the teachings herein. For example, the silicon layer 150, 450 may be replaced by other semiconductors such Germanium, Silicon Germanium, Gallium Arsenide, or Gallium Nitride, with, in the case of the second embodiment, suitable modifications to the melting layer 430. Likewise, other metals may be used for the high conductivity layer 130. Moreover, the high and low conductivity layers may be either a single unitary layer, or consist of multiple sub-layers. It will thus be appreciated that those skilled in the art will be able to devise numerous systems and methods which, although not explicitly shown or described herein, embody the principles of the invention and are thus within the spirit and scope of the invention.

5

10

CLAIMS

- 1. A substrate having modified effective thermal conductivity for use in the sequential lateral solidification process, comprising:
 - (a) a base layer having a base layer conductivity and at least a top surface;
 - (b) a low conductivity layer having a conductivity which is less than said base layer conductivity, a first side and a second side, said low conductivity layer first side formed adjacent to said top surface of said base layer;
 - (c) a high conductivity layer having a conductivity which is greater than said base layer conductivity, a first side and a second side, said high conductivity layer first side formed adjacent to said second side of said low conductivity layer; and
 - (d) a semiconductor layer formed on said second side of said high conductivity layer.
- 15 2. The substrate of claim 1, wherein said low conductivity layer comprises porous glass.
 - 3. The substrate of claim 2, wherein said low conductivity layer is in the range of 5,000 Angstroms to 2 microns thick.
- 20 4. The substrate of claim 1, wherein said high conductivity layer comprises a metal.
 - 5. The substrate of claim 4, wherein said high conductivity layer is sufficiently thin so as to not increase the overall vertical conductivity of said substrate.
 - 6. The substrate of claim 4, wherein said high conductivity layer is in the range of 50 to 5,000 Angstroms thick.

- 7. The substrate of claim 1, further comprising a silicon compound layer having said predetermined silicon compound conductivity, a first side and a second side, wherein said silicon compound layer first side is formed adjacent to said second side of said high conductivity layer and said semiconductor layer is formed on said second side of said silicon compound layer.
- 8. The substrate of claim 7, wherein said silicon compound comprises silicon dioxide, and said silicon compound layer is sufficiently thick to prevent diffusion of impurities from said high conductivity layer.
- 9. The substrate of claim 8, wherein said silicon compound layer is in the range of 200 to 2,000 Angstroms thick.
 - 10. The substrate of claim 1, wherein said base layer comprises glass.

15


20

25

- 11. A substrate having modified effective thermal conductivity for use in the sequential lateral solidification process, comprising:
 - (a) a base layer having a base layer conductivity and at least a top surface;
 - (b) a low conductivity layer having a conductivity which is less than said base layer conductivity, a first side and a second side, said low conductivity layer first side formed adjacent to said top surface of said base layer;
 - (c) a subsurface melting layer having a melting point which is less than or equal to that of a predetermined semiconductor material, a first side and a second side, said subsurface melting layer first side formed adjacent to said second side of said low conductivity layer;
 - (d) a silicon compound layer having a first side and a second side, said silicon compound layer first side formed adjacent to said second side of said subsurface melting layer; and
 - (e) a semiconductor layer comprising said predetermined semiconductor material and formed on said second side of said silicon compound layer.

- 12. The substrate of claim 11, wherein said low conductivity layer comprises porous glass.
- 13. The substrate of claim 12, wherein said low conductivity layer is in the range of 5,000 Angstroms to 2 microns thick.
- 14. The substrate of claim 11, wherein said melting layer exhibits an increased conductivity after melting.
- 15. The substrate of claim 11, wherein said melting layer comprises a material having a high latent heat.
- 10 16. The substrate of claim 15, wherein said melting layer comprises Silicon Germanium.
 - 17. The substrate of claim 16, wherein said melting layer is approximately 1000 Angstroms thick.
- 18. The substrate of claim 11, wherein said silicon compound comprises silicon dioxide, and said silicon compound layer is sufficiently thick to prevent diffusion of impurities from said melting layer.
 - 19. The substrate of claim 18, wherein said silicon compound layer is in the range of 200 to 2,000 Angstroms thick.
 - 20. The substrate of claim 11, wherein said base layer comprises glass.












Fig. 3a



EN. 35.





Inte tional Application No PCT/US 01/44563

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/20

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L C30B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

Category •	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to daim No.	
X	US 4 639 277 A (HAWKINS GILBERT A) 27 January 1987 (1987-01-27) the whole document	1,4,5,7, 8,11,15, 18	
Α		2,3,6,9, 12	
X	PATENT ABSTRACTS OF JAPAN vol. 012, no. 024 (E-576), 23 January 1988 (1988-01-23) & JP 62 181419 A (NEC CORP), 8 August 1987 (1987-08-08) abstract	1,4,5,7, 8,10,11, 15,18,20	
X	US 6 130 455 A (YOSHINOUCHI ATSUSHI ET AL) 10 October 2000 (2000-10-10) figure 2 column 5, line 37 -column 7, line 26 -/	11,13-20	

X Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
Special categories of cited documents: 'A' document defining the general state of the art which is not considered to be of particular relevance 'E' earlier document but published on or after the international filing date 'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) 'O' document referring to an oral disclosure, use, exhibition or other means 'P' document published prior to the international filing date but later than the priority date claimed	 To later document published after the international filling date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the International search 19 August 2002	Date of mailing of the International search report 05/09/2002
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Le Meur, M-A

INTERNATIONAL SEARCH REPORT

Inte tional Application No.
PCT/US 01/44563

		PCT/US 01/44563		
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT			
Category •	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.	
X	PATENT ABSTRACTS OF JAPAN vol. 015, no. 191 (E-1068), 16 May 1991 (1991-05-16) & JP 03 050720 A (SEIKO EPSON CORP), 5 March 1991 (1991-03-05) abstract		1,4,5,7, 10,11, 14,20	
X	WO 01 39258 A (GOSAIN DHARAM PAL ;SONY CORP (JP); USUI SETSUO (JP); MACHIDA AKIO) 31 May 2001 (2001-05-31) abstract		1,4,5	
X	PATENT ABSTRACTS OF JAPAN vol. 016, no. 204 (E-1202), 15 May 1992 (1992-05-15) & JP 04 033327 A (KYOCERA CORP), 4 February 1992 (1992-02-04) abstract		1,4,5,7, 8,11,18	
χ .	US 2001/039103 A1 (MURAMATSU SHINICHI ET	•	1	
4	AL) 8 November 2001 (2001-11-08) abstract		2–20	
		•	2 20	
		•		
	o e			
i	,			
ĺ		•		
	_			
			•	



Information on patent family members

Inte tional Application No PCT/US 01/44563

Patent document cited in search report		Publication date	Patent family member(s)		Publication date	
US 4639277	A	27-01-1987	CA DE EP JP	1222065 3584915 0167446 61020315	D1 A2	19-05-1987 30-01-1992 08-01-1986 29-01-1986
JP 62181419	A	08-08-1987	NONE			
US 6130455	A	10-10-2000	JP JP	3240258 9260670	_	17-12-2001 03-10-1997
JP 03050720	A	05-03-1991	NONE			
WO 0139258	A	31-05-2001	CN WO	1337063 0139258	-	20-02-2002 31-05-2001
JP 04033327	A	04-02-1992	NONE		·	
US 2001039103	A1	08-11-2001	JP	2001291850	A	19-10-2001